Abstract-In optical communication the non-ideal properties of the fibers lead to pulse widening from chromatic dispersion. One way to compensate for this is through digital signal processing. In this work, two architectures for compensation are compared. Both are designed for 60 GSa/s and 512 filter taps and implemented in the frequency domain using FFTs. It is shown that the high-speed requirements introduce constraints on possible architectural choices. Furthermore, the theoretical multiplication complexity estimates are not good predictors for the energy consumption. The results show that the implementation with 10% more multiplications per sample has half the power consumption and one third of the area consumption. The best architecture for this specification results in a power consumption of 3.12 W in a 65 nm technology, corresponding to an energy per complex filter tap of 0.10 mW/GHz.
I. INTRODUCTION
Digital correction of physical fiber impairments has been an active topic for more than a decade [1] - [3] . In this work the focus is on chromatic dispersion. This can be modeled as 
where D is the fiber dispersion parameter, λ is the wavelength, z is the propagation distance, c is the speed of light, and T is the sample period. Chromatic dispersion leads to pulse widening, which for long fibers and/or high sample rates can spread over hundreds of adjacent pulses. To compensate for the chromatic dispersion a filter with transfer function
is used. An estimate of the required number of filter taps is [4] M ≈ ⌈2kπ⌉ = Dλ 2 z 2cT 2 .
This means that the required filter order increases linearly with the distance and quadratically with the sample rate. With high sample rates and potentially long fibers, implementing these filters is a challenge. Several methods to design chromatic dispersion compensation filters have been proposed [4] - [6] , including optimal ones [5] . However, there are quite few optimized implementations able to handle the required sample rates, often tenths of GSa/s. Some previous works consider theoretical complexity computations [7] , [8] , but as will be seen in this work, the architecture mapping must be considered as well.
A few implementations have been reported for FPGAs [9] , [10] . For example, in [9] a 128-tap filter operating at 20 GSa/s is implemented in a single FPGA by efficiently using the different FPGA resources. For ASIC implementation, Fougstedt et al [11] show some trade-offs when implementing the filters using fast FIR algorithms. The focus in [11] is on 56 GSa/s and filter lengths up to 64. In both [9] and [11] , there is an inherent limitation in the fact that the filter length is the same as the number of samples processed per iteration. This is a natural limitation, as will be seen later, but will also constrain the maximum fiber length.
In this work the main focus is on the implementation of high-speed complex FIR filters where the filter length is longer than the number of samples processed in parallel. This allows longer fibers to be compensated, and/or, as the filter length increases quadractically with the sample rate, higher sample rates to be used compared to the earlier approaches. We discuss the impact of the architecture on the implementation and compare two different implementations.
In the next section, FFT-based FIR filtering is reviewed. Then, in Section III, the impact of high-speed implementation is discussed. In Section IV, implementation results are presented, before some concluding remarks are given.
II. FFT-BASED FIR FILTERING

A. FFT+Mult Algorithm
It is since long established that FIR filtering can be performed in the frequency-domain and that the arithmetic complexity is reduced compared to time-domain implementation for long enough filters. An impulse response of length M can be convolved with a signal of length K using a DFT of length N ≥ M + K − 1. The impulse response sequence and the input signal are both zero-padded to length N and transformed with the DFT. Then, the outputs are point-wise multiplied and the result inverse transformed with the IDFT. The result then forms the convolution of the two sequences. This is illustrated in Fig. 1 .
For a continuous signal, either overlap-add or overlap-save can be used. For overlap-add, the results of two subsequent output sequences are added, while for overlap-save, N input samples are used instead of zero-padding. For both schemes, K correct output samples are produced per DFT-IDFT iteration.
An approximation of the number complex multiplications for computing an N -point DFT using an FFT is N 2 (log 2 (N ) − 2), assuming that N is a power of two. The subtraction by two comes from the fact that there are only complex multiplications in between the stages and that one of the multiplication stages only consist of trivial multiplications, i.e., multiplications with 1 or −j. Hence, to compute K output samples using an impulse response of
complex multiplications per sample are required. Here, it is assumed that the DFT of the impulse response is performed off-line and is not included in the expression. Based on (5), the optimal value of N can be determined. However, as seen later, there are more aspects to consider when implementing this using very high sample rates. This approach is referred to as FFT+Mult in the following.
B. FFT+FIR Algorithm
Another option is to separate the impulse response in polyphase components and perform the DFT on the polyphase components [12] . Typically, the number of samples processed in each iteration 2 , L, is chosen to be the same as the polyphase factor, leading to that the DFT length is twice of that. Assuming that the impulse response length M is an integer multiple of L, this leads to N FIR filters of length M L . The approximate average complexity to compute L samples with N = 2L is
1 Here, we compute one sample less than the bound as this simplifies the architectures later.
2 Figure 2 shows both the algorithm, where K should be used instead of L, and the architecture in the case of iso-morphic mapping. Fig. 2 . FFT+FIR algorithm/architecture using polyphase decomposition and overlap-save with N = 2L and M = P L for integer P using fully parallel FFTs and IFFTs and P -tap FIR filters. complex multiplications per sample. We will in the following refer to this implementation as FFT+FIR.
C. Complexity
The number of multiplications per sample for different N using the FFT+Mult approach and for L = 128 and the FFT+FIR approach 3 , based on (5) and (6), respectively, is shown in Table I . In addition, results for direct time-domain implementation using polyphase FIR filters are also shown. It is clear that the frequency-domain implementations offer a multiplication complexity reduction of more than 25 times for these cases.
III. HIGH-SPEED IMPLEMENTATION ASPECTS
In previous work, the number of samples per iteration, L is selected to be equal to K and M [9] , [11] . This leads to an iso-morphic mapping of the basic convolution in Fig. 1 , which, with overlap-save processing, leads to the architecture in Fig. 3 Consider the implementation of complex-valued FIR filters operating at about 60 GSa/s. Processing L samples per iteration, the clock frequency is
Ideally, the clock frequency should be selected based on the implementation technology and not based on the filter length, as in the case for the architecture in Fig. 3 . In this work, we select L = 128, although L = 64, as in [11] may also be worth considering. This leads to a clock frequency of
A. FFT+Mult Architecture From Table I it can be seen that N = 4096 leads to the lowest complexity per sample. However, consider the operation of an FFT-based FIR filter processing 128 samples per clock cycle. We here consider overlap-save processing, so in each FFT M samples which were also processed in the previous FFT is processed again. Hence, every T exe,FFT = 4096 − 512 = 3584 input sample, where M = 512 is the number of overlapping samples. This leads to that every 3584 128 = 28th clock cycle, a new FFT computation must be started. A pipelined FFT core such as the ones in [13] processing 128 samples per clock cycle requires T exe,pipelined FFT = 4096 128 = 32 clock cycles to input all data. Then, in the next cycle, a new FFT can be started. This is illustrated in general in Fig. 4 . For this case, two FFT cores are required to process the data. The resulting architecture is shown in Fig. 5 . The FFT cores will idle for T idle = 24 clock cycles before the next FFT computation on that core will start. The idle time will also cause additional control overhead, and, more importantly, will introduce a significant area overhead as the utilization will only be Texe,pipelined FFT Texe,pipelined FFT+Tidle=24 ≈ 57%. One way to solve this is to reduce the FFT length. For N = 2048, the same problem occurs. However, in this case, there are only T idle = 8 clock cycles of idle time, leading to a utilization of 16 24 ≈ 67%. For N = 1024, the two FFT cores can work continuously and reach 100% utilization. Hence, this is the approach that we select. Note that a 1024-point FFT core will be physically smaller than a 2048-point or 4096-point. Hence, although the computational complexity is higher, the total chip area will be smaller as in all cases two FFT cores are required as well as two IFFT cores. For all these options, 128 multipliers are required for each FFT-IFFT pair, alternating between a number of different coefficients. For N = 1024, each multiplier has eight different coefficients. The number of multiplications per sample with N = 2M is, based on (5), approximately
B. FFT+FIR Architecture
For the FFT+FIR approach, one 256-point FFT and one 256-point IFFT are required. As a new computation is started each cycle, there is no need for two (or more) FFT cores. In between the FFT and the IFFT there are 256 4-tap FIR filters. Although the complexity is higher for this case, the approach still has some potential benefits. First, the FFT and IFFTs are fully parallel, meaning that each twiddle factor multiplier is constant, and, hence, can be simplified. A final potential benefit is that of being able to reduce the number of multiplication similar to that of complex multiplication, but on the filter level. This is illustrated in Fig. 7 and the number of arithmetic operations and delay elements for a 4-tap FIR filter with either complexity reduction at the multiplier level or at the filter level is shown in Table II . Here, the coefficient additions are not included. It should be noted that due to pipelining, the number of registers will increase more rapidly when applied on the multiplier level, leading to a significant benefit of the reduced complexity complex-valued FIR filter. If the filter length is reduced, the length of the FIR filters will be reduced for the FFT+FIR case. For example, with a filter length of 384, only three taps are needed, and, hence, if it is possible to disable one tap, the power consumption will be reduced. For the standard FFT approach, this can not be achieved as easily. One may in the latter case, conceptually, process 128 more samples and reduce the filter length by the same amount. However, the reconfiguration is far from trivial as it requires running the FFTs with different idle times, related to the discussion for N = 2048 and N = 4096.
The utilization of the different approaches assuming pipelined FFTs as discussed above is shown in Table III .
IV. RESULTS
The 512-tap complex FIR filter operating at about 60 GSa/s supports a fiber length of 2300 km. Assuming 16-QAM, simulations show that 6-bit ADCs can be used. The data For the 1024-point (I)FFTs, the approach in [13] is used, while for the 256-point (I)FFTs a fully parallel architecture is used. For both cases, the radix-2 2 algorithm is used.
The power and area results for the different approaches are shown in Table IV . It is clear that the FFT+FIR filter is both smaller and, more importantly, consumes significantly less power. This is despite having about 10% more multiplications per sample as Table I shows. Hence, the constant multiplications in the FFT, the reduced complexity complex-valued FIR filter of Fig. 7 , and the fact that the coefficients of the filters do not change together reduces the power consumption significantly. Also included in Table IV are values for a polyphase time-domain realization using FIR filters. These values are estimated based on the FIR filters used in the FFT+FIR approach. As expected both the area and power values are much higher than both filters in the frequencydomain.
The results also illustrate a potential drawback with timemultiplexed pipelined FFT architectures in this context. As stated above, the number of multiplications per sample is slightly lower for the FFT+Mult approach compared to the FFT+FIR approach. Although the FFT+FIR approach has some potential benefits when it comes to constant multiplications etc, a major part not yet mentioned is the amount of storage needed in the data shuffling in the pipelined architecture. Combined with the pipelining, this is a major contributor to the power consumption. Naturally, the fully parallel architecture is also pipelined, but there is no temporal data shuffling involved.
It should be stressed that the results depend on the specifications. Selecting, e.g., L = 64 will lead to 26 multiplications per sample for the FFT+FIR case, while the FFT+Mult case is unchanged. Hence, there is a larger difference in the number of multiplication that must be compensated for by the other benefits. Similarly, for M = 1024, the FFT+FIR with L = 128 will lead to 28 multiplications per sample, while the FFT+Mult approach requires 20 multiplications per sample using 2048-point FFTs. Most likely, the FFT+FIR-approach will still be advantageous in these cases, but the difference will be smaller. For a general case, both approaches should be considered, but it is clear from the results that just comparing the number of multiplications per sample is not enough to determine the best architecture. It may also be interesting to consider the energy per filter tap, which is shown in Table V. For the FFT+FIR approach, the filter length can be scaled yielding a potential saving. The values are estimates based on interpolating the results for the complete filter and replacing the filter with multipliers. The results are shown in Table VI. In [11] , the 64-tap filter operating at 56 GSa/s consumed 5.7 W in a similar process technology. This corresponds to an energy per tap of 1.59 mW/GHz. Compared to the presented work, it is clear from Table VI that a longer filter have a relatively lower energy per tap. Furthermore, the higher clock frequency of the design in [11] leads to more pipelining registers. It is also likely that the FFT used in the proposed architecture is better optimized compared to the ones used in [11] .
V. CONCLUSIONS
In this work two approaches for implementing long highspeed complex FIR filters was discussed. It was shown that for high-speed implementation the architecture choice is more important than the arithmetic complexity. In the example implementations, the FFT+FIR approach had about half the power consumption and one third of the area compared to the FFT+Mult approach, despite having about 10% more multiplications per sample. The best implemented 512-tap FIR filters required about 0.10 mW/GHz per complex filter tap.
